ASIC design and verification enginner

We are looking for a hardware engineer with extensive experience in ASIC design and verification for a 6-month contract with possible extensions at our client's premises in Belgium.

Requirements

• At least 5 years experience of ASIC design & verification
• Block level design and specification writing
• Debugging RTL at the block level
• SystemVerilog and UVM