Senior Engineer (Level 1)- FPGA Design

Senior Engineer (Level 1)- FPGA Design position involves design, development, simulation, test & debug, verification & validation for embedded data acquisitions applications.

Requirements

• Familiar with FPGA/ASIC design cycle
• Perform FPGA/ASIC coding development in languages like Verilog, VHDL, System Verilog