Lead Design Engineer

Lead Design Engineer position at Cadence in Bangalore, responsible for IP integration, verification, and release of the IP solution to customers, with a focus on RTL integration and verification.

Requirements

• BE/BTech/ME/MTech in Electrical / Electronics / VLSI
• 6-10 years of experience as a design verification engineer
• System Verilog experience and experience with UVM based environment usage / debugging